edb0a936f0
Define the SPI pins in the corresponding SoCs.dtsi and assign them to the SPI controller node. All known boards use CS4 and it's likely that this is hardcoded in bootrom so this doesn't bother with having per-board SPI pinmux settings. Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
187 lines
3.1 KiB
Plaintext
187 lines
3.1 KiB
Plaintext
/dts-v1/;
|
|
|
|
#include "vr9.dtsi"
|
|
|
|
#include <dt-bindings/input/input.h>
|
|
#include <dt-bindings/mips/lantiq_rcu_gphy.h>
|
|
|
|
/ {
|
|
compatible = "netgear,dm200", "lantiq,xway", "lantiq,vr9";
|
|
model = "Netgear DM200";
|
|
|
|
chosen {
|
|
bootargs = "console=ttyLTQ0,115200";
|
|
};
|
|
|
|
aliases {
|
|
led-boot = &power_green;
|
|
led-failsafe = &power_amber;
|
|
led-running = &power_green;
|
|
led-upgrade = &power_green;
|
|
|
|
led-dsl = &dsl_green;
|
|
};
|
|
|
|
memory@0 {
|
|
device_type = "memory";
|
|
reg = <0x0 0x4000000>;
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys-polled";
|
|
poll-interval = <100>;
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&gpio 7 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
};
|
|
};
|
|
|
|
gpio_export {
|
|
compatible = "gpio-export";
|
|
#size-cells = <0>;
|
|
|
|
annexa {
|
|
gpio-export,name = "annexa";
|
|
gpio-export,output = <0>;
|
|
gpios = <&gpio 12 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
annexb {
|
|
gpio-export,name = "annexb";
|
|
gpio-export,output = <0>;
|
|
gpios = <&gpio 15 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
power_amber: power_amber {
|
|
label = "dm200:amber:power";
|
|
gpios = <&gpio 0 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
power_green: power_green {
|
|
label = "dm200:green:power";
|
|
gpios = <&gpio 1 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
lan_amber {
|
|
label = "dm200:amber:lan";
|
|
gpios = <&gpio 33 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
lan_green {
|
|
label = "dm200:green:lan";
|
|
gpios = <&gpio 11 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
dsl_amber {
|
|
label = "dm200:amber:dsl";
|
|
gpios = <&gpio 8 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
dsl_green: dsl_green {
|
|
label = "dm200:green:dsl";
|
|
gpios = <&gpio 36 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
};
|
|
|
|
ð0 {
|
|
lantiq,phys = <&gphy1>;
|
|
|
|
lan: interface@0 {
|
|
compatible = "lantiq,xrx200-pdi";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0>;
|
|
|
|
ethernet@4 {
|
|
compatible = "lantiq,xrx200-pdi-port";
|
|
reg = <4>;
|
|
phy-mode = "mii";
|
|
phy-handle = <&phy13>;
|
|
};
|
|
};
|
|
|
|
mdio {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "lantiq,xrx200-mdio";
|
|
|
|
phy13: ethernet-phy@13 {
|
|
reg = <0x13>;
|
|
compatible = "lantiq,phy22f", "ethernet-phy-ieee802.3-c22";
|
|
};
|
|
};
|
|
};
|
|
|
|
&gphy1 {
|
|
lantiq,gphy-mode = <GPHY_MODE_FE>;
|
|
};
|
|
|
|
&pcie0 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&spi {
|
|
status = "okay";
|
|
|
|
flash@4 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <4>;
|
|
spi-max-frequency = <10000000>;
|
|
|
|
partitions {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "fixed-partitions";
|
|
|
|
partition@0 {
|
|
reg = <0x0 0x20000>;
|
|
label = "uboot";
|
|
read-only;
|
|
};
|
|
|
|
partition@20000 {
|
|
reg = <0x20000 0x10000>;
|
|
label = "gphyfirmware";
|
|
read-only;
|
|
};
|
|
|
|
partition@30000 {
|
|
reg = <0x30000 0x7b0000>;
|
|
label = "firmware";
|
|
};
|
|
|
|
partition@7e0000 {
|
|
reg = <0x7e0000 0x10000>;
|
|
label = "sysconfig";
|
|
read-only;
|
|
};
|
|
|
|
partition@7f0000 {
|
|
reg = <0x7f0000 0x2000>;
|
|
label = "ubootconfig";
|
|
read-only;
|
|
};
|
|
|
|
partition@7f2000 {
|
|
reg = <0x7f2000 0x1000>;
|
|
label = "ART";
|
|
read-only;
|
|
};
|
|
|
|
partition@7f3000 {
|
|
reg = <0x7f3000 0x1000>;
|
|
label = "pot";
|
|
read-only;
|
|
};
|
|
|
|
partition@7f4000 {
|
|
reg = <0x7f4000 0xc000>;
|
|
label = "ret";
|
|
read-only;
|
|
};
|
|
};
|
|
};
|
|
};
|