88bf652525
Reorganize dtsi patches with upstream version and drop dtsi in 5.15 files. Also add an additional upstream patch for hwspinlock support. Refresh all the dts with needed changes. Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
448 lines
7.4 KiB
Plaintext
448 lines
7.4 KiB
Plaintext
#include "qcom-ipq8064-v2.0-smb208.dtsi"
|
|
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
model = "NEC Aterm WG2600HP";
|
|
compatible = "nec,wg2600hp", "qcom,ipq8064";
|
|
|
|
memory@0 {
|
|
reg = <0x42000000 0x1e000000>;
|
|
device_type = "memory";
|
|
};
|
|
|
|
aliases {
|
|
mdio-gpio0 = &mdio0;
|
|
|
|
led-boot = &power_green;
|
|
led-failsafe = &power_red;
|
|
led-running = &power_green;
|
|
led-upgrade = &power_green;
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
pinctrl-0 = <&button_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
wps {
|
|
label = "wps";
|
|
gpios = <&qcom_pinmux 16 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_WPS_BUTTON>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&qcom_pinmux 54 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
|
|
bridge {
|
|
label = "bridge";
|
|
gpios = <&qcom_pinmux 24 GPIO_ACTIVE_LOW>;
|
|
linux,code = <BTN_0>;
|
|
linux,input-type = <EV_SW>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
|
|
converter {
|
|
label = "converter";
|
|
gpios = <&qcom_pinmux 25 GPIO_ACTIVE_LOW>;
|
|
linux,code = <BTN_0>;
|
|
linux,input-type = <EV_SW>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
pinctrl-0 = <&led_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
converter_green {
|
|
label = "green:converter";
|
|
gpios = <&qcom_pinmux 6 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
power_red: power_red {
|
|
label = "red:power";
|
|
gpios = <&qcom_pinmux 7 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
active_green {
|
|
label = "green:active";
|
|
gpios = <&qcom_pinmux 8 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
active_red {
|
|
label = "red:active";
|
|
gpios = <&qcom_pinmux 9 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
power_green: power_green {
|
|
label = "green:power";
|
|
gpios = <&qcom_pinmux 14 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
converter_red {
|
|
label = "red:converter";
|
|
gpios = <&qcom_pinmux 15 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
wlan2g_green {
|
|
label = "green:wlan2g";
|
|
gpios = <&qcom_pinmux 55 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
wlan2g_red {
|
|
label = "red:wlan2g";
|
|
gpios = <&qcom_pinmux 56 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
wlan5g_green {
|
|
label = "green:wlan5g";
|
|
gpios = <&qcom_pinmux 57 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
wlan5g_red {
|
|
label = "red:wlan5g";
|
|
gpios = <&qcom_pinmux 58 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
tv_green {
|
|
label = "green:tv";
|
|
gpios = <&qcom_pinmux 64 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
tv_red {
|
|
label = "red:tv";
|
|
gpios = <&qcom_pinmux 65 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&CPU_SPC {
|
|
status = "disabled";
|
|
};
|
|
|
|
&adm_dma {
|
|
status = "okay";
|
|
};
|
|
|
|
&mdio0 {
|
|
status = "okay";
|
|
|
|
pinctrl-0 = <&mdio0_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
ethernet-phy@0 {
|
|
reg = <0>;
|
|
qca,ar8327-initvals = <
|
|
0x00004 0x06000000 /* PAD0_MODE */
|
|
0x0000c 0x00080080 /* PAD6_MODE */
|
|
0x000e4 0x0006a545 /* MAC_POWER_SEL */
|
|
0x000e0 0xc74164de /* SGMII_CTRL */
|
|
0x0007c 0x0000004e /* PORT0_STATUS */
|
|
0x00094 0x0000004e /* PORT6_STATUS */
|
|
>;
|
|
};
|
|
|
|
ethernet-phy@4 {
|
|
reg = <4>;
|
|
};
|
|
};
|
|
|
|
&gmac1 {
|
|
status = "okay";
|
|
|
|
phy-mode = "rgmii";
|
|
qcom,id = <1>;
|
|
|
|
pinctrl-0 = <&rgmii2_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
nvmem-cells = <&macaddr_PRODUCTDATA_6>;
|
|
nvmem-cell-names = "mac-address";
|
|
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
|
|
&gmac2 {
|
|
status = "okay";
|
|
|
|
phy-mode = "sgmii";
|
|
qcom,id = <2>;
|
|
|
|
nvmem-cells = <&macaddr_PRODUCTDATA_0>;
|
|
nvmem-cell-names = "mac-address";
|
|
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
|
|
&gsbi5 {
|
|
status = "okay";
|
|
|
|
qcom,mode = <GSBI_PROT_SPI>;
|
|
|
|
spi@1a280000 {
|
|
status = "okay";
|
|
|
|
pinctrl-0 = <&spi_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
cs-gpios = <&qcom_pinmux 20 GPIO_ACTIVE_HIGH>;
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
spi-max-frequency = <50000000>;
|
|
reg = <0>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
SBL1@0 {
|
|
label = "SBL1";
|
|
reg = <0x0 0x20000>;
|
|
read-only;
|
|
};
|
|
|
|
MIBIB@20000 {
|
|
label = "MIBIB";
|
|
reg = <0x20000 0x20000>;
|
|
read-only;
|
|
};
|
|
|
|
SBL2@40000 {
|
|
label = "SBL2";
|
|
reg = <0x40000 0x40000>;
|
|
read-only;
|
|
};
|
|
|
|
SBL3@80000 {
|
|
label = "SBL3";
|
|
reg = <0x80000 0x80000>;
|
|
read-only;
|
|
};
|
|
|
|
DDRCONFIG@100000 {
|
|
label = "DDRCONFIG";
|
|
reg = <0x100000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
SSD@110000 {
|
|
label = "SSD";
|
|
reg = <0x110000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
TZ@120000 {
|
|
label = "TZ";
|
|
reg = <0x120000 0x80000>;
|
|
read-only;
|
|
};
|
|
|
|
RPM@1a0000 {
|
|
label = "RPM";
|
|
reg = <0x1a0000 0x80000>;
|
|
read-only;
|
|
};
|
|
|
|
APPSBL@220000 {
|
|
label = "APPSBL";
|
|
reg = <0x220000 0x80000>;
|
|
read-only;
|
|
};
|
|
|
|
APPSBLENV@2a0000 {
|
|
label = "APPSBLENV";
|
|
reg = <0x2a0000 0x10000>;
|
|
};
|
|
|
|
PRODUCTDATA: PRODUCTDATA@2b0000 {
|
|
label = "PRODUCTDATA";
|
|
reg = <0x2b0000 0x30000>;
|
|
read-only;
|
|
};
|
|
|
|
ART@2e0000 {
|
|
label = "ART";
|
|
reg = <0x2e0000 0x40000>;
|
|
read-only;
|
|
compatible = "nvmem-cells";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
precal_ART_1000: precal@1000 {
|
|
reg = <0x1000 0x2f20>;
|
|
};
|
|
|
|
precal_ART_5000: precal@5000 {
|
|
reg = <0x5000 0x2f20>;
|
|
};
|
|
};
|
|
|
|
TP@320000 {
|
|
label = "TP";
|
|
reg = <0x320000 0x40000>;
|
|
read-only;
|
|
};
|
|
|
|
TINY@360000 {
|
|
label = "TINY";
|
|
reg = <0x360000 0x500000>;
|
|
read-only;
|
|
};
|
|
|
|
firmware@860000 {
|
|
compatible = "denx,uimage";
|
|
label = "firmware";
|
|
reg = <0x860000 0x17a0000>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&usb3_0 {
|
|
status = "okay";
|
|
|
|
pinctrl-0 = <&usb_pwr_en_pins>;
|
|
pinctrl-names = "default";
|
|
};
|
|
|
|
&usb3_1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie0 {
|
|
status = "okay";
|
|
|
|
bridge@0,0 {
|
|
reg = <0x00000000 0 0 0 0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
wifi@1,0 {
|
|
compatible = "pci168c,0040";
|
|
reg = <0x00010000 0 0 0 0>;
|
|
|
|
nvmem-cells = <&macaddr_PRODUCTDATA_12>, <&precal_ART_1000>;
|
|
nvmem-cell-names = "mac-address", "pre-calibration";
|
|
};
|
|
};
|
|
};
|
|
|
|
&pcie1 {
|
|
status = "okay";
|
|
max-link-speed = <1>;
|
|
|
|
bridge@0,0 {
|
|
reg = <0x00000000 0 0 0 0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
wifi@1,0 {
|
|
compatible = "pci168c,0040";
|
|
reg = <0x00010000 0 0 0 0>;
|
|
|
|
nvmem-cells = <&macaddr_PRODUCTDATA_c>, <&precal_ART_5000>;
|
|
nvmem-cell-names = "mac-address", "pre-calibration";
|
|
};
|
|
};
|
|
};
|
|
|
|
&qcom_pinmux {
|
|
button_pins: button_pins {
|
|
mux {
|
|
pins = "gpio16", "gpio54", "gpio24", "gpio25";
|
|
function = "gpio";
|
|
drive-strength = <2>;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
led_pins: led_pins {
|
|
mux {
|
|
pins = "gpio6", "gpio7", "gpio8", "gpio9", "gpio14",
|
|
"gpio15", "gpio55", "gpio56", "gpio57", "gpio58",
|
|
"gpio64", "gpio65";
|
|
function = "gpio";
|
|
drive-strength = <2>;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
spi_pins: spi_pins {
|
|
mux {
|
|
pins = "gpio18", "gpio19", "gpio21";
|
|
function = "gsbi5";
|
|
bias-pull-down;
|
|
};
|
|
|
|
data {
|
|
pins = "gpio18", "gpio19";
|
|
drive-strength = <10>;
|
|
};
|
|
|
|
cs {
|
|
pins = "gpio20";
|
|
drive-strength = <10>;
|
|
bias-pull-up;
|
|
};
|
|
|
|
clk {
|
|
pins = "gpio21";
|
|
drive-strength = <12>;
|
|
};
|
|
};
|
|
|
|
usb_pwr_en_pins: usb_pwr_en_pins {
|
|
mux {
|
|
pins = "gpio22";
|
|
function = "gpio";
|
|
drive-strength = <2>;
|
|
bias-pull-down;
|
|
output-high;
|
|
};
|
|
};
|
|
};
|
|
|
|
&PRODUCTDATA {
|
|
compatible = "nvmem-cells";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
macaddr_PRODUCTDATA_0: macaddr@0 {
|
|
reg = <0x0 0x6>;
|
|
};
|
|
|
|
macaddr_PRODUCTDATA_6: macaddr@6 {
|
|
reg = <0x6 0x6>;
|
|
};
|
|
|
|
macaddr_PRODUCTDATA_c: macaddr@c {
|
|
reg = <0xc 0x6>;
|
|
};
|
|
|
|
macaddr_PRODUCTDATA_12: macaddr@12 {
|
|
reg = <0x12 0x6>;
|
|
};
|
|
};
|