34d9172655
Introduce support for the Qualcomm IPQ50xx SoC. This series adds support for the following components: - minimal boot support: GCC/pinctrl/watchdog/CPUFreq/SDI (upstreamed) - USB2 (upstreamed) - Thermal/Tsens - PCIe gen2 1&2-lane PHY and controller - PWM and PWM LED - QPIC SPI NAND controller - CMN PLL Block (provider of fixed rate clocks to GCC/ethernet/more.) - Ethernet: IPQ5018 Internal GE PHY (1 gbps) - Remoteproc MPD driver for IPQ5018 (2.4G) & QCN6122 (5/6G) Wifi Co-developed-by: Ziyang Huang <hzyitc@outlook.com> Signed-off-by: Ziyang Huang <hzyitc@outlook.com> Signed-off-by: George Moussalem <george.moussalem@outlook.com> Link: https://github.com/openwrt/openwrt/pull/17182 Signed-off-by: Robert Marko <robimarko@gmail.com>
26 lines
651 B
Diff
26 lines
651 B
Diff
From: George Moussalem <george.moussalem@outlook.com>
|
|
Subject: [PATCH] arm64: dts: qcom: ipq5018: Add PRNG node
|
|
Date: Sun, 06 Oct 2024 16:34:11 +0400
|
|
|
|
Add PRNG node.
|
|
|
|
Signed-off-by: George Moussalem <george.moussalem@outlook.com>
|
|
---
|
|
--- a/arch/arm64/boot/dts/qcom/ipq5018.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq5018.dtsi
|
|
@@ -258,6 +258,14 @@
|
|
};
|
|
};
|
|
|
|
+ prng: rng@e3000 {
|
|
+ compatible = "qcom,prng-ee";
|
|
+ reg = <0x000e3000 0x1000>;
|
|
+ clocks = <&gcc GCC_PRNG_AHB_CLK>;
|
|
+ clock-names = "core";
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
tsens: thermal-sensor@4a9000 {
|
|
compatible = "qcom,ipq5018-tsens";
|
|
reg = <0x4a9000 0x1000>, /* TM */
|